Differences

This shows you the differences between two versions of the page.

--- pcb-tips [2021/01/17 16:23] – benh
+++ pcb-tips [2021/01/21 09:37] – benh
@@ Line 4: / Line 4: @@
   * Plating is typically avoidable by making vias with a diameter of 40 mil (1 mm). A standard 0.1” header pin can then be pushed through and soldered on both the top and bottom.
   * Higher polygon isolation will reduce the chance of bridging to a plane during assembly (since we don’t really offer soldermask). However, it will also increase etch time because more of the substrate will be etched. "Isolataion" is usually a setting that you can edit per specific polygon; 10 mil is the default often, but 24 or 32 mil (or more, though the benefits decrease) will reduce the risks further.
-  * We haven't done a lot of slots, so YMMV. If you figure out a good method, let us know.
+  * Slots! We can do them! There are probably a couple of methods for doing this, but the way we've had success is to add the slots onto the "BoardOutline" layer in the software. How this happens depends on your EDA (CAD) software, but in essence, you either need to have your slot in a new gerber (which you can assign to "BoardOutline" in the Import step) or you need to put your slots onto the layer in your EDA that spits out your Board Outline gerber file (in Eagle, this layer is called "Dimensions"). Unfortunately, we haven't found a good way to do plated slots because in the above method, the slot is made //after// the etching is done (and therefore after the plating would be done). An alternative in this case would be to design your slot as overlapping drill hits which are done prior to plating.
-  * If you're interested in optimizing your ProtoLaser experience, see the [[https://drive.google.com/file/d/1rF-XXszzSLil9l0rhl82kTUsCyUagpYU/view?usp=sharing|LPKF ProtoLaser Optimization]] document for more information.
+  * If you're interested in optimizing your ProtoLaser experience, see the [[https://gtvault.sharepoint.com/:b:/s/HiveMakerspace/EZGQyfhrC0BItpbSxd_rjRQBzDyNWUubu-RCuJr6a3OI9A?e=8kXjaA|LPKF ProtoLaser Optimization]] document for more information.
 [[pcb-book-of-kane|The Book of Kane]]